

Lesson 8_et438b.pptx

LESSON 8: ANALOG SIGNAL CONVERSION

ET 438b Sequential Control and Data Acquisition
Department of Technology

LEARNING OBJECTIVES

After this presentation you will be able to:


- Determine the resolution and accuracy of a digitized analog signal.
- Explain how digital-to-analog converters operate
- Explain how commonly used analog-to-digital converters operate
- Compare and contrast the characteristics several commonly used analog-to-digital converters.

Lesson 8_et438b.pptx

2

ANALOG SIGNAL CONVERSION

Two Problems



Lesson 8_et138b.pptx

Number of bits in digital signal determines the resolution of the digital signals. Resolution also depends on voltage

3


RESOLUTION AND ACCURACY OF DIGITIZED SIGNALS

Resolution - smallest number that can be measured
Accuracy - is the number measured correct

ADC Resolution

The output is a discretized version of the continuous input.

Error determined by the step size of the digital representation



4

Lesson 8_et138b.pptx

RESOLUTION FORMULAS

Resolution, in terms of full scale voltage of ADC, is equal to value of Least Significant Bit (LSB)

$$V_{\text{LSB}} = \frac{V_{\text{fs}}}{2^n}$$

Where V_{fs} = full scale voltage
 n = number of bits
 V_{LSB} = voltage value of LSB

Finite bit digital conversion introduces quantization errors that range from $\pm V_{\text{LSB}}/2$

Maximum quantization error is


$$\text{Q.E.} = \frac{V_{\text{LSB}}}{2}$$

Where Q.E. = quantization error
 V_{LSB} = voltage value of LSB

5

Lesson 8_et438b.pptx

DIGITAL RESOLUTION AND ERROR IN ADC



Error in natural binary coding is $\pm 1/2$ LSB

Resolution 3-bit system

$$V_{\text{LSB}} = \frac{V_{\text{fs}}}{2^n}$$

$$V_{\text{LSB}} = \frac{10\text{V}}{2^3} = \frac{10}{8} = 1.25$$

All voltage values between 8.75-10 V map to the 111 code
 Number of counts reduced by 1

6

Lesson 8_et438b.pptx

RESOLUTION FORMULAS

Percent Resolution- Based on the number of transitions (2^n-1)

$$\% \text{ resolution} = \frac{1}{2^n - 1} \cdot 100\%$$

Where n = number of bits in digital representation

Example 1: An 8-bit digital system is used to convert an analog signal to digital signal for a data acquisition system. The voltage range for the conversion is 0-10 V. Find the resolution of the system and the value of the least significant bit

$n=8$ so signal converted to 256 different levels.

$V_{fs}=10$ Vdc

$$V_{LSB} = \frac{V_{fs}}{2^n}$$

$$V_{LSB} = \frac{V_{fs}}{2^n} = \frac{10 \text{ V}}{2^8} = \frac{10}{256} = 0.0390625 \text{ V}$$

$$\% \text{ resolution} = \frac{1}{2^n - 1} \cdot 100\%$$

$$\% \text{ resolution} = \frac{1}{2^8 - 1} \cdot 100\%$$

$$\% \text{ resolution} = 0.392\%$$

7

Lesson 8_et438b.pptx

Example 2: The 8-bit converter of the previous example is replaced with a 12 bit system. Compute the resolution and the value of the least significant bit.

Signal converted to 4096 different levels $n = 12$

$$V_{LSB} = \frac{V_{fs}}{2^n}$$

$n = 12$ bits


$V_{fs} = 10$ Vdc

$$V_{LSB} = \frac{V_{fs}}{2^n} = \frac{10 \text{ V}}{2^{12}} = \frac{10}{4096} = 0.002441 \text{ V}$$

$$\% \text{ resolution} = \frac{1}{2^{12} - 1} \cdot 100\%$$

$$\% \text{ resolution} = 0.0244\%$$

Difference between analog value and digital reconstruction is quantizing error




8

Lesson 8_et438b.pptx

Digital-to-Analog Conversion


Digital-to-Analog Converter (DAC) Transfer Function



9

TYPE OF DIGITAL-TO-ANALOG CONVERTERS

Binary-Weighted Resistor DAC



10

BINARY WEIGHTED DAC EXAMPLE

Lesson 8_etf438b.pptx

Example: For the binary-weighted resistor DAC below find the output when the input word is 1101₂ V = 10 Vdc, R_f = R

$V_o = -R_f \sum_{i=1}^n \frac{B(n-i) \cdot V}{2^{i-1} R} \quad n=4$

Since R_f = R

$V_o = -R \cdot \left[\frac{B3 \cdot V}{2^{1-1} R} + \frac{B2 \cdot V}{2^{2-1} R} + \frac{B1 \cdot V}{2^{3-1} R} + \frac{B0 \cdot V}{2^{4-1} R} \right]$

$V_o = -\frac{R}{R} \cdot \left[\frac{1 \cdot V}{2^0} + \frac{1 \cdot V}{2^1} + \frac{0 \cdot V}{2^2} + \frac{1 \cdot V}{2^3} \right]$

$V_o = -1 \cdot \left[\frac{1 \cdot 10}{2^0} + \frac{1 \cdot 10}{2^1} + \frac{0 \cdot 10}{2^2} + \frac{1 \cdot 10}{2^3} \right]$

$V_o = -\left[10 + \frac{10}{2} + 0 + \frac{10}{8} \right] = -[10 + 5 + 1.25] = -16.25$

11

R-2R BINARY LADDER DAC

R-2R Ladder produces binary weighted current values from only 2 resistance values.

$V_{ref} = 10 \text{ Vdc}$
 $R = 10 \text{ k}$
 $2R = 20 \text{ k}$

Find R_{eq3} by assuming all switches are closed to ground

$R_{eq1} = 20 \text{ k}\Omega \parallel 20 \text{ k}\Omega + 10 \text{ k}\Omega = 20 \text{ k}\Omega$
 $R_{eq2} = R_{eq1} \parallel 20 \text{ k}\Omega + 10 \text{ k}\Omega = 20 \text{ k}\Omega$
 $R_{eq3} = R_{eq2} \parallel 20 \text{ k}\Omega = 10 \text{ k}\Omega$
 $R_{eq3} = 10 \text{ k}\Omega$

Network equivalent resistance is R


12

Circuit Analysis

Currents through each 2R value resistor directed to OP AMP or ground by digital switch

Lesson 8_etf438b.pptx

R-2R LADDER ANALYSIS (CONTINUED)



Find I_{in} from R_{eq3} and V

$$I_{in} = \frac{V}{R_{eq3}} = \frac{10V}{10k\Omega} = 1.0mA$$

$$I_1 = \frac{V_1}{R_1} = \frac{10V}{20k\Omega} = 0.5mA \quad I = I_{in} - I_1 = 1mA - 0.5mA = 0.5mA$$

$$V_2 = V_1 - I \cdot R_2 \Rightarrow V_2 = 10 - 0.5mA \cdot 10k\Omega = 10 - 5 = 5V$$

$$I_2 = \frac{V_2}{R_3} = \frac{5V}{20k\Omega} = 0.25mA \quad I' = I_1 - I_2 = 0.5mA - 0.25mA = 0.25mA$$

$$V_3 = V_2 - I' \cdot R_4 \Rightarrow V_3 = 5 - 0.25mA \cdot 10k\Omega = 5 - 2.5 = 2.5V$$

$$I_3 = \frac{V_3}{R_5} = \frac{2.5V}{20k\Omega} = 0.125mA \quad I_4 = \frac{V_3}{R_6} = \frac{2.5V}{20k\Omega} = 0.125mA$$

Current Values

$$I_1 = 0.5mA \text{ MSB}$$

$$I_2 = 0.25mA$$

$$I_3 = 0.125mA \text{ LSB}$$

Current values directed to OP AMP summing junction or ground. At summing junction:


$$V_o = -R_f I_T$$

13

Lesson 8_etd438b.pptx

R-2R EXAMPLE

Find the output voltage for the R-2R DAC shown below. The digital input is 110_2 . $R=15k$, $2R=30k$ and $R_f=15k$, $V_{ref}=5Vdc$



Find currents I_0 , I_1 , I_2 and use formula $V_o = -I_T R_f$

$$I_{in} = \frac{V_{ref}}{R} = \frac{5V}{15k\Omega} = 0.333mA$$

$$I_2 = \frac{V_{ref}}{2R} = \frac{5}{30k\Omega} = 0.1667mA$$

All other currents reduced by factor of 2.

$$I_1 = \frac{I_2}{2} \Rightarrow I_1 = \frac{0.1667mA}{2} = 0.0833mA = 83.33\mu A$$

$$I_0 = \frac{I_1}{2} = \frac{0.0833mA}{2} = 0.04166mA = 41.66\mu A$$

$$I_T = I_2 + I_1 = 0.1667mA + 0.0833mA = 0.25003mA$$


$$V_o = -I_T R_f = -(0.25003mA)(15k\Omega) = -3.75045V$$

14

Lesson 8_etd438b.pptx

COMMERCIAL DACs: DAC0800 FAMILY

Devices used in practical designs use integrated R-2R networks and transistor switching. They have TTL compatible inputs.



Design Equations

$$I_{ref} = \frac{V_{ref}}{R_{ref}}$$

$$I_o = I_{ref} \left(\frac{D}{256} \right)$$

D = decimal equivalent of binary input

8-bit binary code converted to 256 levels of I_o . Full scale value set by reference current. 1 bit change produces change of $1/256$ in I_o


$$I_{fs} = \frac{V_{ref}}{R_{ref}} \left(\frac{255}{256} \right) \text{ Full scale output}$$

15

Lesson 8_et438b.pptx

DAC0800 EXAMPLE

Use OP AMP to convert current to voltage. The reference voltage is +10 V dc and the reference resistance is 5kΩ. The value of $R_f = 2.5k\Omega$



$$I_{ref} = \frac{V_{ref}}{R_{ref}} = \frac{10 \text{ V}}{5 \text{ k}\Omega} = 2.0 \text{ mA}$$

a.) convert binary to decimal

$$1101_2 = 2^3(1) + 2^2(1) + 2^1(0) + 2^0(1)$$

$$1101_2 = 8 + 4 + 1 = 13$$

$$D = 13$$

Find I_o

$$I_o = I_{ref} \left(\frac{D}{256} \right)$$

a.) Digital input 00001101₂

b.) Digital input 10001101₂

$$I_o = (2.0 \text{ mA}) \left[\frac{13}{256} \right] = 0.1015625 \text{ mA} = 101.5625 \mu\text{A}$$

I_o enters so negative

$$V_o = -(-I_o) \cdot R_f = -(-0.1015625 \text{ mA})(2.5 \text{ k}\Omega) = 0.253906 \text{ V}$$


16

Lesson 8_et438b.pptx

DAC0800 EXAMPLE (CONTINUED)

b.) Digital input 10001101₂

$$I_{\text{ref}} = \frac{V_{\text{ref}}}{R_{\text{ref}}} = \frac{10 \text{ V}}{5 \text{ k}\Omega} = 2.0 \text{ mA}$$



b.) convert binary to decimal

$$10001101_2 = 2^7(1) + 2^6(0) + 2^5(0) + 2^4(0) + 2^3(1) + 2^2(1) + 2^1(0) + 2^0(1)$$

$$1101_2 = 128 + 8 + 4 + 1 = 141$$

$$D = 141$$

I_0 enters so negative

$$I_0 = I_{\text{ref}} \left(\frac{D}{256} \right) = (2.0) \cdot \left(\frac{141}{256} \right) = 1.1015626 \text{ mA}$$

$$\bar{I}_0 = I_{\text{ref}} - I_0 = 2.0 - 1.1015625 \text{ mA} = 0.8984375 \text{ mA}$$

$$V_0 = -(-I_0) \cdot R_f = -(-1.1015625 \text{ mA})(2.5 \text{ k}\Omega) = 2.753906 \text{ V}$$

17

Lesson 8_et438b.pptx

ANALOG-TO-DIGITAL CONVERSION (ADC)

Converting continuous signals to digital values requires 3 steps

1

Sample analog signal. Nyquist rate or above
Need a minimum of 2x highest frequency
Higher rates ease signal reconstruction

2

Hold analog sample while conversion is in progress

3

Convert analog value to digital value (binary)

18

Lesson 8_et438b.pptx

TYPES OF ANALOG-TO-DIGITAL CONVERTERS

Integrating

- High Accuracy
- Low Speed
- Low Cost
- Not commonly used in DAQ

Tracking (Counter Type)

- High Speed in tracking mode
- Slow Conversion times (Some Sub-types)
- Noise Sensitive

Successive Approximation

- Conversion time independent of input value
- Most commonly used in DAQ applications

Lesson 8_et438b.pptx

19

TYPES OF ANALOG-TO-DIGITAL CONVERTERS

“Flash” or Parallel

- Multi-Comparators
- Highest Speed
- High Cost


Delta/Sigma

- One bit Conversion
- High Resolution
- Ratio of 1-to-0 represent input
- Uses digital filtering

Lesson 8_et438b.pptx

20

COUNTER-TYPE ANALOG-TO-DIGITAL CONVERTER OPERATION




Lesson 8_et438b.pptx

- 1.) Input a constant value. Requires a sample and hold circuit.
(Not Shown)
- 2.) AND gate passes clock signal when point A logic high
- 3.) Counter incremented by signal B
- 4.) DAC output increases as counter output increases

21


COUNTER-TYPE ANALOG-TO-DIGITAL CONVERTER OPERATION



Tracking A/D converters use up/down counters to minimize conversion times

Lesson 8_et438b.pptx

- 5.) Counter stops when DAC V exceeds input V



22

SUCCESSIVE APPROXIMATION ADC


Counter A/D converters conversion time proportional to the input level. Improve conversion speed using a binary search technique.

Procedure


1. Set MSB to 1
2. Test input, V_{in} , against DAC output, V_{DAC}
3. If $V_{DAC} > V_{in}$, reset bit to 0, else bit = 1 ($V_{DAC} < V_{in}$)
4. Move to next bit and repeat steps 1 - 3

The input is converted to digital value in n steps, where n = the number of bits in digital representation

SUCCESSIVE APPROXIMATION ADCS



Successive Approx.
Register



SUCCESSIVE APPROXIMATION ADC

Example: An 8-bit successive approximation ADC has an input voltage of 13.478 V. The ADC full scale input voltage is 20 V. Use the successive approximation algorithm given previously to determine the binary value. Assuming that each bit test takes a single clock cycle, determine the maximum conversion time for the ADC if it is clocked at 4.77 MHz.

Example Solution

Voltage Weight	10.0	5.0	2.5	1.25	0.625	0.3125	0.15625	0.078125	Cycle
Bit	D7	D6	D5	D4	D3	D2	D1	D0	
Set D7	0	0	0	0	0	0	0	0	1
Set D6	1	0	0	0	0	0	0	0	2
Set D5	1	0	0	0	0	0	0	0	3
Set D4	1	0	1	0	0	0	0	0	4
Set D3	1	0	1	0	0	0	0	0	5
Set D2	1	0	1	0	1	0	0	0	6
Set D1	1	0	1	0	1	1	0	0	7
Set D0	1	0	1	0	1	1	0	0	8
	1	1	1	1	1	1	1	1	

1. $10 < 13.478$ bit remains set

2. $10 + 5 > 13.478$ reset bit

3. $10 + 2.5 < 13.478$ bit remains set

4. $10 + 2.5 + 1.25 > 13.478$ reset bit

5. $10 + 2.5 + 0.625 < 13.478$ bit remains set

6. $10 + 2.5 + 0.625 + 0.3125 < 13.478$ bit remains set

7. $10 + 2.5 + 0.625 + 0.3125 + 0.15625 > 13.478$ bit reset

8. $10 + 2.5 + 0.625 + 0.3125 + 0.15625 + 0.078125 > 13.478$ bit reset

Example Solution (Continued)

Summary Results

Final binary value: $B=10101100_2$

Final voltage: $10+2.5+0.625+0.3125 = 13.4375 \text{ V}$

Quantization Error voltage: $V_{QE}=13.478 \text{ V}-13.4375 \text{ V} = 0.0405 \text{ V}$
or 40.5 mV

Determine conversion time

Define T_c as clock period = $1/f_c$ Where $f_c = \text{ADC Clock} = 4.77 \text{ MHz}$

$$T_c = \frac{1}{f_c} = \frac{1}{4.77 \times 10^6 \text{ Hz}} = 2.096 \times 10^{-7} \text{ S} = 0.2096 \text{ } \mu\text{S}$$

All conversions take 8 clock cycles so maximum conversion time is $8 \cdot T_c$

$$T_{\text{con}} = 8 \cdot T_c = 8 \cdot (0.2096 \text{ } \mu\text{S}) = \underline{1.667 \text{ } \mu\text{S}} \text{ Ans}$$

27

Lesson 8_et138b.pptx

Example Solution (Continued)

What is the highest frequency that the system can convert without folding or aliasing. Assume that the sample and hold time is zero.

Define the maximum conversion rate frequency, $f_{\text{con(max)}}$


$$f_{\text{con(max)}} = \frac{1}{T_{\text{con}}} = \frac{1}{1.677 \times 10^{-6} \text{ S}} = 596,250 \text{ Hz}$$

Signals must be sampled at least twice per period (Nyquist rate)

$$2 \cdot f_{\text{in}} = f_{\text{con(max)}} \\ f_{\text{in}} = \frac{f_{\text{con(max)}}}{2} = \frac{596,250 \text{ Hz}}{2} = 298,125 \text{ Hz} \leftarrow \text{Ans}$$

28

Lesson 8_et138b.pptx



END LESSON 8: ANALOG SIGNAL CONVERSION

29

ET 438b Sequential Control and Data Acquisition
Department of Technology

Lesson 8_et438b.pptx